Grounded Voltage Controlled Positive Resistor with Ultra Low Power Consumption

E. Yuce¹, S. Minaei², N. Herencsar³

 ¹Department of Electrical and Electronics Engineering, Pamukkale University, Denizli, Kinikli-20070, Turkey
 ²Department of Electronics and Communications Engineering, Dogus University, Acibadem, Kadikoy 34722, Istanbul, Turkey
 ³Department of Telecommunications, Brno University of Technology, Technicka 3082/12, 616 00 Brno, Czech Republic sminaei@dogus.edu.tr

Abstract—In this work, a new CMOS based grounded voltage controlled positive resistor (GVCPR) with one control voltage is proposed. The proposed GVCPR employs only five CMOS transistors, one operated in triode region and others operated in saturation region or OFF. One of the main properties of the proposed GVCPR is its ultra low power consumption; however, a single active component matching condition is needed. A number of SPICE simulation results using IBM 0.13 μ m SIGE013 level-7 CMOS process parameters such as its performance analysis and verification in tunable voltage-mode first-order all-pass filter and high-Q & high-gain voltage-mode multiple-feedback second-order bandpass filter are included to confirm the theory. The superior performance of the proposed GVCPR is also proven by numeric Figure of Merit calculation.

Index Terms—CMOS, grounded voltage controlled positive resistor, GVCPR, low power dissipation, low voltage circuit, low transistor count circuit, Figure of Merit.

I. INTRODUCTION

Electronically tunable resistors are widely used in analog signal processing. The application of tunable resistors can be found in telecommunications, electronics and measurements such as active RC filters with variable cut-off frequencies, controlled oscillators, variable gain amplifiers, voltage or current dividers, and voltage or current to frequency converters. In VLSI technology, a resistor can be achieved in silicon technology by using poly silicon of diffusion areas [1]. However, resistors of practical values on silicon wafer suffer from limited values and high variability due to process variations. Moreover, its resistance values are not variable, and therefore, they are generally replaced by active resistors [2]. Our detailed literature survey given in Table I shows that during the last three decades several grounded voltage or current controlled positive resistor realizations were reported that in standard CMOS technology can be electronically controlled externally via control voltage(s) [3]–[9]. As a main disadvantage of these realizations is high power dissipation. The configurations in [10] and [11] employ respectively four and two bipolar junction transistors (BJTs). However, in practice the BJT-based circuits are less preferred due to their temperature dependence. In [12], the controlled grounded resistor is made up of a junction gate field-effect transistor (JFET) and an active building blocks such as voltage buffer (VB) and second/generation current conveyor (CCII).

In this work, a new CMOS based grounded voltage controlled positive resistor (GVCPR) with one control voltage is proposed. The proposed GVCPR employs only five CMOS transistors, one operated in triode region and others operated in saturation region or OFF. The circuit is supplied by voltages equal to the threshold voltages of the used IBM 0.13 μ m SIGE013 level-7 CMOS technology. Hence, one of the main advantages of the proposed GVCPR is its ultra low power consumption. However, the proposed GVCPR needs a single active component matching condition. A number of SPICE simulation results and numerical Figure of Merit calculation are included to confirm the theory and superior performance of the proposed GVCPR.

II. PROPOSED GROUNDED VOLTAGE CONTROLLED POSITIVE RESISTOR

Symbol of the proposed CMOS based GVCPR is given in Fig. 1 where $-V_{TP}$ and $-V_{TN}$ are positive and negative power supply voltages, respectively. Also, V_c is control voltage of the proposed CMOS based GVCPR. Apart from these, V_{TP} and V_{TN} are respectively threshold voltages of PMOS and NMOS transistors [13]. From Fig. 1, impedance of the proposed GVCPR is defined as follows

$$Z_{in} = \frac{V_{in}}{I_{in}} = R_{eq} = f(V_c).$$
⁽¹⁾

In fact, the equivalent input resistance of the GVCPR is a function of the control voltage V_c .

Manuscript received January 1, 2014; accepted May 9, 2014.

Ing. Norbert Herencsar, Ph.D. was supported by the project CZ.1.07/ 2.3.00/30.0039 of Brno University of Technology. Research described in this paper was also in part supported by the project SIX CZ.1.05/2.1.00/03.0072 from the operational program Research and Development for Innovation and Czech Science Foundation projects under No. P102/11/P489 and P102/09/1681.

TABLE I. COMPARISON OF PREVIOUSLY PUBLISHED GROUNDED VOLTAGE OR CURRENT CONTROLLED POSITIVE RESISTORS.							
Criterion Ref.	No. of transistors	No. of control/bias	Resistor tuning range	Technology	Supply voltage	Total area	Maximum power dissipation
		voltage/currents	(h)	i comorogy	(V)	$(\sim m^2)^c$	(W)
[3] <i>a</i>	4	2 matched (V _G)	-	_	±5	800	-
[4]	9	$2(V_b)$	$60 \text{ k} \rightarrow 200 \text{ k}$	Unspecified level 3 CMOS model	±5	5300	_
[5] ^b	5	$1 (V_b)$	-	Unspecified CMOS model	±5	972	_
[6] ^{<i>b</i>}	2	2 matched (V)	-	Unspecified CMOS model	±5	432	_
[7]	8	2 matched (V)	$500 \rightarrow 1.6 \text{ k}$	TSMC 0.25 µm CMOS model	±1.5	125	6.75 m (for <i>R_{eq}</i> = 500 Ω)
[8] circuit 1	8	In both 1 (V_c)	$630 \rightarrow 830$	IBM 0.13 µm SIGE013 CMOS	±0.75	106.54	0.86 m (for $R_{eq} = 630 \Omega$)
[8] circuit 2	10	In both 1 (V_c)	$535 \rightarrow 810$	IBM 0.13 µm SIGE013 CMOS	±0.75	69.97	1.49 m (for $R_{eq} = 535 \Omega$)
[9]	3	1 (V _c)	$411 \rightarrow 800$	IBM 0.13 µm SIGE013 CMOS	±0.75	57.46	0.6 m (independent on R_{eq})
[10]	4	2 matched (I ₀)	\cong 35 \rightarrow 120 k	HF3CMOS BJT model	±2.5	-	_
[11]	2	2 matched (I ₀)	$34 \rightarrow 285 \text{ k}$	ALA400-CBIC-R BJT model	±1.5	-	87μ (for <i>R_{eq}</i> = 3 kΩ)
[12] ^b	1 + 3 R + 1 VB + 1 CCII+	1 (V _c)	_	2N5485 N-Channel RF JFET and AD844 PSPICE models	_	_	_
This work	5	$1(V_c)$	$500 \rightarrow 1.75 \text{ k}$	IBM 0.13 µm SIGE013 CMOS	$-V_{TP}$ and $-V_{TN}$	47.32	178 n (for $R_{eq} = 1.75 \text{ k}\Omega$)

Notes: "-" - not mentioned; "a" - simulations are not provided; "b" - Obtained simulation results are not commented; "c" - Sum of products of the widths and lengths of each

transistors in the CMOS resistors.

 $Z_{in} - V_{TP} \circ \begin{bmatrix} I_{in} & V_c \\ V_c \\$

Fig. 1. Symbol of the proposed grounded voltage controlled positive resistor.



Fig. 2. Proposed CMOS GVCPR dissipating very low power.

The proposed CMOS GVCPR is depicted in Fig. 2. The transistor M_2 is operated in linear region ($V_{GS2} - V_{TN2} > V_{DS2} = V_{in}$), which has the following drain current, i_{D2} , for all V_{in}

$$i_{D2} = k_{N2} \left(\left(V_c - V_{TN2} \right) V_{in} - \frac{V_{in}^2}{2} \right), \tag{2}$$

where k_{N2} is the transconductance parameter of the M₂ transistor and V_{TN2} is the threshold voltage with body effect [13]. For the proposed GVCPR in Fig. 2, it is assumed that all the transconductance parameters are equal. In other words, $k_{P1} = k_{N2} = k_{N3} = k_{N4} = k_{N5} = k$. Routine analysis of the proposed GVCPR in Fig. 2, the following input current is found

$$I_{in} = i_{D2} + i_{D3} + i_{D4}.$$
 (3)

For $V_{in} > 0$, M_2 and M_3 are ON while M_1 , M_4 and M_5 are OFF thus the following drain currents are obtained

$$i_{D3} = \frac{k}{2} V_{in}^2, \tag{4}$$

and

$$i_{D4} = 0.$$
 (5)

For $V_{in} < 0$, M_3 is OFF while M_1 , M_2 , M_4 and M_5 are ON thus the following drain currents are obtained

$$i_{D3} = 0,$$
 (6)

and

$$i_{D4} = \frac{k}{2} V_{in}^2.$$
 (7)

After combining equations from (3) to (7), the following input resistance is evaluated

$$R_{eq} = \frac{V_{in}}{I_{in}} = \frac{1}{k(V_c - V_{TN2})}.$$
(8)

It is important to note that one should select $V_c > V_{TN2}$ in addition to $V_{GS2} - V_{TN2} > V_{in}$ for proper operation of the proposed GVCPR.

III. SIMULATION RESULTS

To verify the theoretical study, the behavior of the proposed GVCPR shown in Fig. 2 has been verified by SPICE simulations. In the design, transistors are modeled by the IBM 0.13 µm SIGE013 level-7 CMOS process parameters $(V_{TN} = 0.0408721 \text{ V},$ $\sim_N = 451.7567843$ $cm^2/(V \cdot s)$, $V_{TP} = -0.2178731 \text{ V},$ $\sim_P = 100 \text{ cm}^2/(\text{V} \cdot \text{s}),$ $T_{OX} = 3.2$ nm) [14]. The aspect ratios of all the NMOS (M₂-M₅) and PMOS (M₁) transistors in Fig. 2 are chosen as $6.5 \,\mu\text{m}/1.04 \,\mu\text{m}$ and $19.5 \,\mu\text{m}/1.04 \,\mu\text{m}$, respectively. In the GVCPR, a DC voltage equal to $V_b = -0.75$ V is connected to the bulk of the transistor M2, while the bulk of other transistors are connected to their corresponding sources to prevent body effect. The -0.75 V voltage is standard voltage (V_{SS}) of the used IBM 0.13 µm SIGE013 CMOS technology and can be easily found in a system that is realized with technology.



Fig. 3. I - V characteristics of the proposed GVCPR for different values of control voltage V_c .

First of all, the performance of the GVCPR was tested by DC analysis. The I - V characteristics are shown in Fig. 3, that were performed by applying input currents to resistor and obtaining the corresponding voltages on the same terminal. The proposed circuit was varied by control voltage values $V_c = \{0.5; 0.525; 0.564; 0.63; 0.78; 1.27\}$ V and it behaves as a resistor with equivalent values of R_{eq} between 1.75 k Ω to 500 Ω by 250 Ω decrement. Similarly, the value of R_{eq} versus control voltage V_c is depicted in Fig. 4. It can be again seen that the obtained resistance changes from 1.75 k Ω to 500 Ω by varying V_c from 0.5 V to 1.3 V by 10 mV increment.



Fig. 4. Controllability of the R_{eq} with respect to the control voltage V_c .

Figure 5 illustrates the time-domain performance of the GVCPR with value equal to $R_{eq} \cong 1 \text{ k}\Omega$ ($V_c = 0.63 \text{ V}$), in which transient analysis was applied from 100 ns to 200 ns by 50 ps step sizes for sinusoidal input currents at f = 100 MHz and three different magnitudes $I_{in} = \{15; 30; 45\} \mu A$. Fast Fourier Transform (FFT) characteristics of the





Fig. 5. Time-domain responses of the proposed GVCPR for $R_{eq} \approx 1 \text{ k}\Omega$: (a) applying sinusoidal input currents with f = 100 MHz and three different magnitudes, (b) voltage responses.



Fig. 6. FFT responses for the proposed GVCPR for $R_{eq} \cong 1 \text{ k}\Omega$ applying sinusoidal input currents with f = 100 MHz and different magnitudes.



Fig. 7. Distortion characteristics of the proposed GVCPR for three different values of R_{eq} against applied input currents at f = 100 MHz.

In Fig. 7, distortion characteristics of the GVCPR for $V_c = \{0.63; 0.78; 1.27\}$ V ($R_{eq} \cong 1 \text{ k}\Omega$, 750 Ω , 500 Ω) are depicted, where sinusoidal input currents with f = 100 MHz and different magnitudes are applied to the circuit separately to find out total harmonic distortion (THD) of the corresponding voltages on the same terminal. For $R_{eq} \cong 1 \text{ k}\Omega$ it can be seen that an input with amplitude of 50 μ A yields THD value of 3.87%.



Fig. 8. Phase and magnitude responses of the proposed GVCPR with respect to frequency where control voltage V_c varies between 0.5 V and 1.27 V.

In Fig. 8, for different values of V_c , the frequency the magnitude responses of phase and of $R_{eq} \cong 1.75 \text{ k}\Omega \rightarrow 500 \Omega$ by 250 Ω decrement are shown, obtained from AC analysis. It can be seen that the phase difference between I_{in} and V_{in} for the proposed circuit is nearly zero from very low frequencies to 10 MHz. Moreover, the magnitude of the R_{eq} is approximately constant up to 100 MHz. Using the ONOISE statement, the output noise behavior for three different values of $R_{eq} \cong \{1.5 \text{ k}\Omega; 1 \text{ k}\Omega; 500 \Omega\}$ with respect to frequency have also been simulated, as it is shown in Fig. 9. The most important feature of the proposed GVCPR is its ultralow power consumption due to the very low biasing current.



Fig. 9. Output voltage noise variation of the proposed GVCPR for three different values of R_{eq} versus frequency.

The power consumption versus applied various control

voltages for the proposed GVCPR is shown in Fig. 10, where the V_c is increased from 0.5 V to 1.3 V by 10 mV step size.



Fig. 10. Total power dissipation of the proposed GVCPR versus control voltage V_c .

From the simulation results, it can be seen that the proposed resistor consumes ultralow power (around 176 nW) and the results are in good agreement with the theory.

IV. APPLICATION EXAMPLES

In this section, the performance of the proposed GVCPR in Fig. 2 is tested in more complex circuits such as in tunable voltage-mode (VM) first-order all-pass filter (APF) and high-Q and high-gain VM multiple-feedback (MFB) second-order band-pass (BP) filter.

A. Tunable VM First-Order All-Pass Filter

First of all, to demonstrate the usefulness of the proposed GVCPR, it was used in VM first-order APF, which is shown in Fig. 11 [15].



Fig. 11. VM first-order all-pass filter example for testing the proposed GVCPR [15].

An APF (phase shifter) is a useful analog signal processing unit, which finds wide application areas in control or measurement systems in order to shift phases of the signals while keeping their amplitudes unchanged. Assuming $R_1 = R_2$, routine analysis yields the following voltage transfer function (TF) for the circuit in Fig. 11

$$T(s) = \frac{V_{out}}{V_{in}} = \frac{sCR_{eq} - 1}{sCR_{eq} + 1},$$
(9)

and phase response from TF (9) is given as

$$\{ (\check{S}) = 180^{\circ} - 2 \tan^{-1} (\check{S}CR_{eq}).$$
 (10)

The pole frequency of the VM first-order APF is calculated as

$$f_0 = \frac{1}{2f CR_{eq}}.$$
 (11)

Hence, the proposed GVCPR can be with advantage used for tuning the f_0 of the filter via control voltage V_c .

In order to confirm the performance of the proposed GVCPR, the behavior of the VM first-order APF shown in Fig. 11 has also been verified using SPICE software. In simulations the passive element values were chosen as $R_1 = R_2 = 1 \text{ k}$, C = 53 pF, and the ADA4899-1 [16] ultralow noise and distortion unity-gain stable high speed voltage feedback op amp was used with DC power supply voltages equal to $\pm 5 \text{ V}$. Fig. 12 shows the ideal and simulated gain and phase responses illustrating the electronic tunability of the filter example. The pole frequency is varied for $f_0 \cong \{1.9; 3; 4; 5.8\}$ MHz via control voltage $V_c = \{0.5; 0.63; 0.78; 1.27\}$ V of the proposed GVCPR, respectively. Similarly, possibility of tuning the pole frequency f_0 via V_c is shown in Fig. 13, where the control voltage was increase from 0.5 V to 1.27 V by 10 mV step size.



Fig. 12. Electronical tunability of the pole frequency of the VM first-order all-pass filter by the proposed GVCPR.



Fig. 13. Tuning the pole frequency of the VM first-order all-pass filter via control voltage V_c of the proposed GVCPR.

Finally, to illustrate the time-domain performance, transient analysis was performed to evaluate the voltage

swing capability and phase errors of the filter as it is demonstrated in Fig. 14. A sine-wave input of 100 mV amplitude and frequency of 3 MHz was applied to the filter while keeping the passive element values as listed above and setting $V_c = 0.63$ V ($R_{eq} \cong 1$ k). Note that the output waveform is in 90 degree phase shift with the input one. The total harmonic distortion (THD) at this frequency is found as 3.48 %.



Fig. 14. Time-domain responses of the VM first-order all-pass filter at 3 MHz.

B. High-Q and High-Gain VM MFB Second-Order Band-Pass Filter

As a second test, the proposed GVCPR is used in high-Q and high-gain VM infinite-gain MFB second-order BP filter, which is given in Fig. 15 [12]. Routine circuit analysis yields the following VM TF for the circuit

$$H_{\rm BP} = \frac{V_{out}}{V_{in}} = -\frac{sC_2 \frac{R_2 R_p}{R_1}}{s^2 C_1 C_2 R_2 R_p + s(C_1 + C_2) R_p + 1},$$
(12)

where $R_p = R_1 || R_{eq}$.

The natural angular frequency \tilde{S}_0 , quality factor Q, and centre frequency gain H_0 can be derived from (12) as follows:

$$\tilde{S}_0 = \frac{1}{\sqrt{C_1 C_2 R_2 R_p}},$$
(13)

$$Q = \sqrt{\frac{R_2}{R_p} \cdot \frac{C_1 C_2}{(C_1 + C_2)}},\tag{14}$$

$$H_0 = \frac{R_2}{R_1} \cdot \frac{C_2}{(C_1 + C_2)}.$$
 (15)

In SPICE simulations again the ADA4899-1 [16] ultralow noise and distortion unity-gain stable high speed voltage feedback op amp was used with DC power supply voltages equal to ± 5 V and passive component values were chosen as $C_1 = C_2 = 20$ pF, $R_1 = 1$ k , and $R_2 = 120$ k .

To demonstrate the utility of the proposed GVCPR, its value in the filter given in Fig. 15 was changed via control voltage $V_c = \{0.5; 0.63; 0.78; 1.27\}$ V and magnitude responses are depicted in Fig. 16. It can be seen that as V_c increases (R_{eq} decreases), \tilde{S}_0 and Q increase, which is consistent with the expected theory.



Fig. 15. High-*Q* and high-gain VM infinite-gain MFB second-order BP filter example for testing the proposed GVCPR [12].



Fig. 16. Electronically tuned high-Q and high-gain BP filter magnitude responses.

V. FIGURE OF MERIT

In order to provide additional evaluation and fair comparison of proposed GVCPRs in literature, a numeric Figure of Merit (FoM) was calculated by

$$FoM = \frac{resistor tuning range}{supply voltage \times total area}, \qquad \left\lfloor \frac{A}{m^2} \right\rfloor \quad (16)$$

where the related values were taken from Table I and the results are depicted in Fig. 17. Note that due to limited information in some of the listed references the FoM is calculated and compared only for GVCPRs in [4] and [7]–[9]. Here it is worth noting that for the proposed GVCPR the highest value of FoM denotes superior circuit performance.



Fig. 17. Performance comparison of grounded voltage controlled positive resistors listed in Table I.

VI. CONCLUSIONS

In this study, a new CMOS based GVCPR with one control voltage is proposed. The proposed GVCPR employs only five CMOS transistors, one operated in triode region and others operated in saturation region or OFF. One of the main properties of the proposed GVCPR is its ultra low power dissipation. Nevertheless, the proposed GVCPR requires a single active component matching constraint. A number of SPICE simulation results verify the claimed theory well as expected.

REFERENCES

- D. A. Johns, K. Martin, *Analog Integrated Circuit Design*. New York: John Wiley & Sons, 1997, pp. 112–115.
- [2] S. A. Tekin, M. Alci, "Design and applications of electronically tunable floating resistor using differential amplifier", *Elektronika ir Elektrotechnika*, vol. 19, no. 4, pp. 41–46, 2013. [Online]. Available: http://dx.doi.org/10.5755/j01.eee.19.4.1310
- [3] C.-S. Park, R. Schaumann, "A high-frequency CMOS linear transconductance element", *IEEE Trans. on Circuits and Systems*, vol. CAS-33, no. 11, pp. 1132–1138, 1986. [Online]. Available: http://dx.doi.org/10.1109/TCS.1986.1085859
- G. Wilson, P. K. Chan, "Novel voltage-controlled grounded resistor", *Electronics Letters*, vol. 25, no. 25, pp. 1725–1726, 1989. [Online]. Available: http://dx.doi.org/10.1049/el:19891154
- Z. Wang, "Novel voltage-controlled grounded resistor", *Electronics Letters*, vol. 26, no. 20, pp. 1711–1712, 1990. [Online]. Available: http://dx.doi.org/10.1049/el:19901093
- [6] Z. Wang, "2-MOSFET transresistor with extremely low distortion for output reaching supply voltages", *Electronics Letters*, vol. 26, no. 13, pp. 951–952, 1990. [Online]. Available: http://dx.doi.org/10.1049/ el:19900620
- [7] E. Yuce, S. Minaei, H. Alpaslan, "Novel CMOS technology-based linear grounded voltage controlled resistor", *Journal of Circuits*, *Systems, and Computers (JCSC)*, vol. 20, no. 3, pp. 447–455, 2011. [Online]. Available: http://dx.doi.org/10.1142/S0218126611007384
- [8] E. Yuce, S. Minaei, H. Alpaslan, "Single voltage controlled CMOS grounded resistors and their application to video filter", *Indian Journal of Engineering and Material Sciences*. (submitted for publication in 2013).
- [9] E. Yuce, S. Tokat, F. Yucel, "A new wideband electronically tunable grounded resistor employing only three MOS transistors", *Turk. J. Elec. Eng. & Comp. Sci.*, 2014.
- [10] O. Saaid, A. Fabre, "Class AB current-controlled resistor for high performance current-mode applications", *Electronics Letters*, vol. 32, no. 1, pp. 4–5, 1996. [Online]. Available: http://dx.doi.org/10.1049/ el:19960023
- [11] R. Arslanalp, E. Yuce, A. T. Tola, "Low component count BJT technology based current controlled tunable resistors and their applications", *IET Circuits, Devices and Systems*, vol. 7, no. 1, pp. 21–30, 2013. [Online]. Available: http://dx.doi.org/10.1049/ietcds.2012.0214
- B. Maundy, S. Gift, P. Aronhime, "Practical voltage/current-controlled grounded resistor with dynamic range extension", *IET Circuits, Devices & Systems*, vol. 2, no. 2, pp. 201–206, 2008.
 [Online]. Available: http://dx.doi.org/10.1049/iet-cds:20070164
- [13] B. Razavi, Fundamentals of Microelectronics, 2008.
- [14] IBM 0.13 µm SIGE013 level-7 CMOS technology SPICE models. [Online]. Available on http://www.mosis.com/cgi-bin/cgiwrap/ umosis/swp/params/ibm-013/t97f_8hp_5lm-params.txt
- [15] R. Genin, "Realization of an all-pass transfer function using operational amplifiers", in *Proc. IEEE*, vol. 56, no. 10, pp. 1746– 1747, 1968. [Online]. Available: http://dx.doi.org/10.1109/ PROC.1968.6731
- [16] Datasheet ADA4899-1 Unity-Gain Stable, Ultralow Distortion, 1 nV/ Hz Voltage Noise, High Speed Op Amp. Analog Devices, Rev. B, 6/2007.