TY  - JOUR
AU  - Luo, Jun
AU  - Huang, Qijun
AU  - Luo, Hongwei
AU  - Zhi, Yue
AU  - Wang, Xiaoqiang
PY  - 2017/07/31
Y2  - 2025/01/01
TI  - Hardware Implementation of Single Iterated Multiplicative Inverse Square Root
JF  - Elektronika ir Elektrotechnika
JA  - ELEKTRON ELEKTROTECH
VL  - 23
IS  - 4
SE  - 
DO  - 10.5755/j01.eie.23.4.18717
UR  - https://eejournal.ktu.lt/index.php/elt/article/view/18717
SP  - 18-23
AB  - &lt;p&gt;Inverse square root has played an important role in Cholesky decomposition, which devoted to hardware efficient compressed sensing. However, the performance is usually limited by the trade-off between throughput and precision. This paper presents hardware implementation of fixed-point single iterated multiplicative inverse square root. Multiple piecewise linear approximation in softly nonlinear range is used to compute the initial value. Single iterated Newton-Raphson method is employed to obtain high precision. Multiple constants multiplication technique is proposed to achieve high throughput. The combination of these techniques yields high performance in terms of throughput and precision. It obtains more than 70 % of throughput improvement and almost 100 × higher precision over the inverse square root Intellectual Property (IP) from Altera. In addition, Cholesky decomposition has been presented to validate the proposed architecture, which shows that 42 % of throughput improvement is achieved compared with the IP.&lt;/p&gt;&lt;p&gt;DOI: &lt;a href=&quot;http://dx.doi.org/10.5755/j01.eie.23.4.18717&quot;&gt;http://dx.doi.org/10.5755/j01.eie.23.4.18717&lt;/a&gt;&lt;/p&gt;
ER  -